MM74C925 • MM74C926 • MM74C927 • MM74C928
4-Digit Counters with Multiplexed 7-Segment Output Drivers

General Description
The MM74C925, MM74C926, MM74C927 and MM74C928 CMOS counters consist of a 4-digit counter, an internal output latch, NPN output sourcing drivers for a 7-segment display, and an internal multiplexing circuitry with four multiplexing outputs. The multiplexing circuit has its own free-running oscillator, and requires no external clock. The counters advance on negative edge of clock. A HIGH signal on the Reset input will reset the counter to zero, and reset the carry-out LOW. A LOW signal on the Latch Enable input will latch the number in the counters into the internal output latches. A HIGH signal on Display Select input will select the number in the counter to be displayed; a LOW level signal on the Display Select will select the number in the output latch to be displayed. The MM74C925 is a 4-decade counter and has Latch Enable, Clock and Reset inputs. The MM74C926 is like the MM74C925 except that it has a display select and a carry-out used for cascading counters. The carry-out signal goes HIGH at 6000, goes back LOW at 0000. The MM74C927 is like the MM74C926 except the second most significant digit divides by 6 rather than 10. Thus, if the clock input frequency is 10 Hz, the display would read tenths of seconds and minutes (i.e., 9:59.9). The MM74C928 is like the MM74C926 except the most significant digit divides by 2 rather than 10 and the carry-out is an overflow indicator which is HIGH at 2000, and it goes back LOW only when the counter is reset. Thus, this is a 3½-digit counter.

Features
- Wide supply voltage range: 3V to 6V
- Guaranteed noise margin: 1V
- High noise immunity: 0.45 V_{CC} (typ.)
- High segment sourcing current: 40 mA @ V_{CC} = 5V
- Internal multiplexing circuitry

Design Considerations
Segment resistors are desirable to minimize power dissipation and chip heating. The DS75492 serves as a good digit driver when it is desired to drive bright displays. When using this driver with a 5V supply at room temperature, the display can be driven without segment resistors to full illumination. The user must use caution in this mode however, to prevent overheating of the device by using too high a supply voltage or by operating at high ambient temperatures. The input protection circuitry consists of a series resistor, and a diode to ground. Thus input signals exceeding V_{CC} will not be clamped. This input signal should not be allowed to exceed 15V.

Ordering Code:

<table>
<thead>
<tr>
<th>Order Number</th>
<th>Package Number</th>
<th>Package Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM74C925N</td>
<td>N16E</td>
<td>16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300&quot; Wide</td>
</tr>
<tr>
<td>MM74C926N</td>
<td>N18A</td>
<td>18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300&quot; Wide</td>
</tr>
<tr>
<td>MM74C927N</td>
<td>N18A</td>
<td>18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300&quot; Wide</td>
</tr>
<tr>
<td>MM74C928N</td>
<td>N18A</td>
<td>18-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300&quot; Wide</td>
</tr>
</tbody>
</table>
**Connection Diagrams**

**Pin Assignments for DIP**

**Functional Description**

- **Reset** — Asynchronous, active high
- **Display Select** — High, displays output of counter; Low, displays output of latch
- **Latch Enable** — High, flow through condition; Low, latch condition
- **Clock** — Negative edge sensitive

**Segment Output** — Current sourcing with 40 mA @\(V_{\text{OUT}} = V_{\text{CC}} - 1.6\text{V}\) (typ.). Also, sink capability = 2 LTTL loads

**Digit Output** — Current sourcing with 1 mA @\(V_{\text{OUT}} = 1.75\text{V}\). Also, sink capability = 2 LTTL loads

**Logic Diagrams**

**MM74C925**
### Absolute Maximum Ratings (Note 1)

- Voltage at Any Output Pin: GND – 0.3V to VCC + 0.3V
- Voltage at Any Input Pin: GND – 0.3V to +15V
- Operating Temperature Range (Tj): –40°C to +85°C
- Storage Temperature Range: –65°C to +150°C
- Power Dissipation (Pd): Refer to Pd(MAX) vs TA Graph

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The Electrical Characteristics table provides conditions for actual device operation.

### DC Electrical Characteristics

Min/Max limits apply at –40°C ≤ Tj ≤ +85°C, unless otherwise noted.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vin(1)</td>
<td>Logical “1” Input Voltage</td>
<td>VCC = 5V</td>
<td>3.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vin(0)</td>
<td>Logical “0” Input Voltage</td>
<td>VCC = 5V</td>
<td>1.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vout(1)</td>
<td>Logical “1” Output Voltage</td>
<td>VCC = 5V, IO = –10 µA</td>
<td>4.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vout(0)</td>
<td>Logical “0” Output Voltage</td>
<td>VCC = 5V, IO = –10 µA</td>
<td>0.5</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>In(1)</td>
<td>Logical “1” Input Current</td>
<td>VCC = 5V, VIN = 15V</td>
<td>0.005</td>
<td>1 pA</td>
<td>5.50</td>
<td>pA</td>
</tr>
<tr>
<td>In(0)</td>
<td>Logical “0” Input Current</td>
<td>VCC = 5V, VIN = 0V</td>
<td>–1</td>
<td>–0.55</td>
<td>pA</td>
<td></td>
</tr>
<tr>
<td>ICC</td>
<td>Supply Current</td>
<td>VCC = 5V, Outputs Open Circuit, VOA = 0V or 5V</td>
<td>20</td>
<td>1000</td>
<td>µA</td>
<td></td>
</tr>
<tr>
<td></td>
<td>CMOS/LPTTL INTERFACE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vin(1)</td>
<td>Logical “1” Input Voltage</td>
<td>VCC = 4.75V</td>
<td>2</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vin(0)</td>
<td>Logical “0” Input Voltage</td>
<td>VCC = 4.75V</td>
<td>0.8</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vout(1)</td>
<td>Logical “1” Output Voltage</td>
<td>VCC = 4.75V, IO = –360 µA</td>
<td>2.4</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vout(0)</td>
<td>Logical “0” Output Voltage</td>
<td>VCC = 4.75V, IO = 360 µA</td>
<td>0.4</td>
<td>V</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>OUTPUT DRIVE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Vout</td>
<td>Output Voltage (Segment Sourcing Output)</td>
<td>VOUT = –65 mA, VCC = 5V, Tj = 25°C</td>
<td>VCC = 2</td>
<td>V</td>
<td>VCC = 1.6</td>
<td>V</td>
</tr>
<tr>
<td>Vout</td>
<td>VOUT = –40 mA, VCC = 5V, Tj = 100°C</td>
<td>VCC = 2</td>
<td>V</td>
<td>VCC = 1.3</td>
<td>V</td>
<td>VCC = 1.2</td>
</tr>
<tr>
<td></td>
<td>VCC = 150°C</td>
<td>VCC = 2</td>
<td>V</td>
<td>VCC = 1.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>RON</td>
<td>Output Resistance (Segment Sourcing Output)</td>
<td>VOUT = –65 mA, VCC = 5V, Tj = 25°C</td>
<td>VCC = 2</td>
<td>V</td>
<td>VCC = 1.6</td>
<td>V</td>
</tr>
<tr>
<td>RON</td>
<td>VOUT = –40 mA, VCC = 5V, Tj = 100°C</td>
<td>VCC = 2</td>
<td>V</td>
<td>VCC = 1.3</td>
<td>V</td>
<td>VCC = 1.2</td>
</tr>
<tr>
<td>RON</td>
<td>VCC = 150°C</td>
<td>VCC = 2</td>
<td>V</td>
<td>VCC = 1.4</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>ISOURCE</td>
<td>Output Source Current (Digit Output)</td>
<td>VCC = 4.75V, VOUT = 1.75V, Tj = 150°C</td>
<td>–1</td>
<td>–2</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>ISOURCE</td>
<td>Output Source Current (Carry-Out)</td>
<td>VCC = 5V, VOUT = 0V, Tj = 25°C</td>
<td>–1.75</td>
<td>–3.3</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>ISINK</td>
<td>Output Sink Current (All Outputs)</td>
<td>VCC = 5V, VOUT = 0V, Tj = 25°C</td>
<td>1.75</td>
<td>3.6</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>RA</td>
<td>Thermal Resistance</td>
<td>MM74C925: (Note 2) MM74C926, MM74C927, MM74C928</td>
<td>75</td>
<td>100</td>
<td>°C/W</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>MM74C925: (Note 2) MM74C926, MM74C927, MM74C928</td>
<td>70</td>
<td>90</td>
<td>°C/W</td>
<td></td>
</tr>
</tbody>
</table>

**Note 2:** RA measured in free-air with device soldered into printed circuit board.
AC Electrical Characteristics (Note 3)

Symbol | Parameter | Conditions | Min | Typ | Max | Units
--- | --- | --- | --- | --- | --- | ---
\( f_{\text{MAX}} \) | Maximum Clock Frequency | \( V_{\text{CC}} = 5 \text{V}, \quad T_j = 25^\circ \text{C} \) | 2 | 4 | MHz
| | Square Wave Clock | \( T_j = 100^\circ \text{C} \) | 1.5 | 3 | MHz
| \( t_{\text{R}}, t_{\text{f}} \) | Maximum Clock Rise or Fall Time | \( V_{\text{CC}} = 5 \text{V} \) | 15 | ns
| | \( T_j = 25^\circ \text{C} \) | | | | ns
| \( t_{\text{WR}} \) | Reset Pulse Width | \( V_{\text{CC}} = 5 \text{V} \) | 250 | 100 | ns
| | \( T_j = 25^\circ \text{C} \) | | | | ns
| | \( T_j = 100^\circ \text{C} \) | 320 | 125 | ns
| \( t_{\text{WLE}} \) | Latch Enable Pulse Width | \( V_{\text{CC}} = 5 \text{V} \) | 250 | 100 | ns
| | \( T_j = 25^\circ \text{C} \) | | | | ns
| | \( T_j = 100^\circ \text{C} \) | 320 | 125 | ns
| \( t_{\text{SET(CL, LE)}} \) | Clock to Latch Enable Set-Up Time | \( V_{\text{CC}} = 5 \text{V} \) | 2500 | 1250 | ns
| | \( T_j = 25^\circ \text{C} \) | | | | ns
| | \( T_j = 100^\circ \text{C} \) | 3200 | 1600 | ns
| \( t_{\text{LR}} \) | Latch Enable to Reset Wait Time | \( V_{\text{CC}} = 5 \text{V} \) | 0 | –100 | ns
| | \( T_j = 25^\circ \text{C} \) | | | | ns
| | \( T_j = 100^\circ \text{C} \) | 320 | 160 | ns
| \( t_{\text{SET(R, LE)}} \) | Reset to Latch Enable Set-Up Time | \( V_{\text{CC}} = 5 \text{V} \) | 320 | 160 | ns
| | \( T_j = 25^\circ \text{C} \) | | | | ns
| | \( T_j = 100^\circ \text{C} \) | 400 | 200 | ns
| \( f_{\text{MUX}} \) | Multiplexing Output Frequency | \( V_{\text{CC}} = 5 \text{V} \) | 1000 | | Hz
| \( C_{\text{IN}} \) | Input Capacitance | Any Input (Note 4) | 5 | | pF

Note 3: AC Parameters are guaranteed by DC correlated testing.

Note 4: Capacitance is guaranteed by periodic testing.

Typical Performance Characteristics

Typical Segment Current vs Output Voltage

<table>
<thead>
<tr>
<th>Voltage (V)</th>
<th>Segment Current (mA)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1.0</td>
</tr>
<tr>
<td>1</td>
<td>5.0</td>
</tr>
<tr>
<td>2</td>
<td>9.0</td>
</tr>
<tr>
<td>3</td>
<td>13.0</td>
</tr>
<tr>
<td>4</td>
<td>17.0</td>
</tr>
</tbody>
</table>

Note: \( V_{\text{OD}} \) = Voltage across digit driver
Typical Performance Characteristics (Continued)

Segment Output Driver

Input Protection

Common Cathode LED Display

Segment Identification

01234
56789
Switching Time Waveforms

Input Waveforms

Multiplexing Output Waveforms

T = 1/f_{MUX}

Carry-Out Waveforms

CLOCK

COUNT 5999–0000
COUNT 9999–0000

COUNT 9999–0000

STAYS HIGH UNTIL RESET
COUNT 1999–0000

COUNT 5999–0000

CARRY-OUT

CARRY-OUT

CARRY-OUT
Physical Dimensions inches (millimeters) unless otherwise noted

16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
Package Number N16E
**LIFE SUPPORT POLICY**

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.