MM74C906 • MM74C907
Hex Open Drain N-Channel Buffers • Hex Open Drain P-Channel Buffers

General Description
The MM74C906 and MM74C907 buffers employ monolithic CMOS technology in achieving open drain outputs. The MM74C906 consists of six inverters driving six N-channel devices; and the MM74C907 consists of six inverters driving six P-channel devices. The open drain feature of these buffers makes level shifting or wire AND and wire OR functions by just the addition of pull-up or pull-down resistors. All inputs are protected from static discharge by diode clamps to VCC and to ground.

Features
- Wide supply voltage range: 3V to 15V
- Guaranteed noise margin: 1V
- High noise immunity: 0.45 VCC (typ.)
- High current sourcing and sinking open drain outputs

Ordering Code:

<table>
<thead>
<tr>
<th>Order Number</th>
<th>Package Number</th>
<th>Package Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM74C906M</td>
<td>M14A</td>
<td>14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150&quot; Narrow</td>
</tr>
<tr>
<td>MM74C906N</td>
<td>N14A</td>
<td>14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300&quot; Wide</td>
</tr>
<tr>
<td>MM74C907N</td>
<td>N14A</td>
<td>14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300&quot; Wide</td>
</tr>
</tbody>
</table>

*Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code*

Connection Diagram

Logic Diagrams

© 2002 Fairchild Semiconductor Corporation | DS005911 | www.fairchildsemi.com
## Absolute Maximum Ratings

- Voltage at Any Input Pin: −0.3V to V\(_{CC}\) +0.3V
- Voltage at Any Output Pin: −0.3V to V\(_{CC}\) +0.3V
- Operating Temperature Range: MM74C906/MM74C907: −40°C to +85°C
- Storage Temperature Range: −65°C to +150°C
- Power Dissipation: Dual-In-Line: 700 mW, Small Outline: 500 mW

*Note 1:* "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

### DC Electrical Characteristics

Min/Max limits apply across temperature range unless otherwise noted.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{IN(1)})</td>
<td>Logical &quot;1&quot; Input Voltage</td>
<td>(V_{CC} = 5V)</td>
<td>3.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 10V)</td>
<td>8.0</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(V_{IN(0)})</td>
<td>Logical &quot;0&quot; Input Voltage</td>
<td>(V_{CC} = 5V)</td>
<td>1.5</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 10V)</td>
<td>2</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>(I_{IN(1)})</td>
<td>Logical &quot;1&quot; Input Current</td>
<td>(V_{CC} = 15V, V_{IN} = 15V)</td>
<td>−0.005</td>
<td>1</td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 15V, V_{IN} = 0V)</td>
<td>−0.005</td>
<td></td>
<td></td>
<td>µA</td>
</tr>
<tr>
<td>(I_{CC})</td>
<td>Supply Current</td>
<td>(V_{CC} = 15V, \text{Output Open})</td>
<td>0.05</td>
<td>15</td>
<td></td>
<td>µA</td>
</tr>
</tbody>
</table>

#### CMOS/LPTTL INTERFACE

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>(V_{IN(1)})</td>
<td>Logical &quot;1&quot; Input Voltage</td>
<td>(V_{CC} = 4.75V), (V_{IN} = V_{CC} - 1.5V)</td>
<td>2.1</td>
<td>8.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 4.75V, V_{OUT} = 0.5V)</td>
<td>4.2</td>
<td>12.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>(V_{IN(0)})</td>
<td>Logical &quot;0&quot; Input Voltage</td>
<td>(V_{CC} = 4.75V)</td>
<td>0.8</td>
<td></td>
<td></td>
<td>V</td>
</tr>
</tbody>
</table>

#### OUTPUT DRIVE CURRENT

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM74C906</td>
<td></td>
<td>(V_{CC} = 4.75V, V_{IN} = 1V + 0.1 V_{CC})</td>
<td>2.1</td>
<td>8.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 4.75V, V_{OUT} = 0.5V)</td>
<td>4.2</td>
<td>12.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>MM74C907</td>
<td></td>
<td>(V_{CC} = 4.75V, V_{IN} = V_{CC} - 1.5V)</td>
<td>−1.05</td>
<td>−1.5</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 4.75V, V_{OUT} = 0.5V)</td>
<td>−2.1</td>
<td>−3.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>MM74C906</td>
<td></td>
<td>(V_{CC} = 10V, V_{IN} = 2V)</td>
<td>4.2</td>
<td>20</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 10V, V_{OUT} = 0.5V)</td>
<td>8.4</td>
<td>30</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>MM74C907</td>
<td></td>
<td>(V_{CC} = 10V, V_{IN} = 8V)</td>
<td>−2.1</td>
<td>−4.0</td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(V_{CC} = 10V, V_{OUT} = 9.5V)</td>
<td>−4.2</td>
<td>−8.0</td>
<td></td>
<td>mA</td>
</tr>
</tbody>
</table>
AC Electrical Characteristics (Note 2)

$T_A = 25^\circ C, \ C_L = 50 \ pF, \ \text{unless otherwise specified}$

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Conditions</th>
<th>Min</th>
<th>Typ</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_{pd}$</td>
<td>Propagation Delay Time to a Logical “0”</td>
<td>$V_{CC} = 5.0V, \ R = 10k$</td>
<td>150</td>
<td>ns</td>
<td>75</td>
<td>ns</td>
</tr>
<tr>
<td></td>
<td>MM74C906</td>
<td>$V_{CC} = 10V, \ R = 10k$</td>
<td>150</td>
<td>$+0.7 \ \text{RC}$</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MM74C907</td>
<td>$V_{CC} = 5.0V$ (Note 3)</td>
<td>75</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$t_{pd}$</td>
<td>Propagation Delay Time to a Logical “1”</td>
<td>$V_{CC} = 5.0V$ (Note 3)</td>
<td>150</td>
<td>$+0.7 \ \text{RC}$</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MM74C906</td>
<td>$V_{CC} = 10V, \ R = 10k$</td>
<td>75</td>
<td>$+0.7 \ \text{RC}$</td>
<td>ns</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MM74C907</td>
<td>$V_{CC} = 5.0V, \ R = 10k$</td>
<td>75</td>
<td>ns</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{IN}$</td>
<td>Input Capacitance</td>
<td>(Note 4)</td>
<td>5.0</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{OUT}$</td>
<td>Output Capacity</td>
<td>(Note 4)</td>
<td>20</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
<tr>
<td>$C_{PD}$</td>
<td>Power Dissipation Capacity</td>
<td>(Note 5) Per Buffer</td>
<td>30</td>
<td>pF</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Note 2: AC Parameters are guaranteed by DC correlated testing.

Note 3: “C” used in calculating propagation includes output load capacity ($C_L$) plus device output capacity ($C_{OUT}$).

Note 4: Capacitance is guaranteed by periodic testing.

Note 5: $C_{PD}$ determines the no load AC power consumption of any CMOS device. For complete explanation see Family Characteristics Application Note, AN-90. (Assumes outputs are open).

Typical Applications

Wire OR Gate

Wire AND Gate

CMOS or TTL to PMOS Interface

CMOS or TTL to CMOS at a Higher $V_{CC}$

Note: $V_{CC} = V_{DD} \leq 18V$

Note: $V_{CC} = 15V$

Note: Can be extended to more than 2 inputs.
Physical Dimensions inches (millimeters) unless otherwise noted

14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150” Narrow
Package Number M14A
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com