A FULLY DRY SELF-ASSEMBLY PROCESS WITH **PROPER IN-PLANE ORIENTATION**

Sangjun Park and Karl F. Böhringer

Department of Electrical Engineering University of Washington, Seattle, WA 98195-2500

Abstract

A fully dry self-assembly method for chip-to-water stacking is developed in this paper. The assembly elements and substrate have complementary and interlocking features that place the assembly parts in the designated binding sites on the substrate. Proper in-plane and substrate. These features are fabricated by a series of silicon deep RIE, sidewall passivation coating and isotropic atching. Experimental results show 100% assembly is accomplished on substrates with 2cm diameter,

Motivation

- · provide larger packing density by vertically stacking several chips. improve the performance and reduce the power consumption by eliminating long horizontal wiring.
- 3-D integration based on water-to-water bonding method is only applicable to devices with high process yield.
- Chip-to-water bonding strategy with parallel self-assembly is necessary for high throughput.



Design of Assembly System





(a) Assembly part



0

(c) Initial assembly state



0

(e) Cross section of (c)



(f) Cross section of (d)













Conclusion

40 60

Time (sec)

The data are averages of 10 iterations, 95% of assembly is reached

80 100

- · A fully dry self-assembly method for chip-to-wafer stacking was developed.
- A high assembly yield and a high assembly rate were achieved as well as proper in-plane orientation of the parts.
- Multiple stacking of various elements in a designated order can be implemented.

Acknowledgments

This work was conducted at the Washington Technology Center Microfabrication Laboratory and at the Center for Nanotechnology Series Facility at the University of Washington, a member of the National Nanotechnology Infrastructure Network (NNIN) supported by NSF. This Nanotechnology Infrastructure Network (NNIN) supported by NSF. This work was supported in part by IJSF grant ECS-05-1628. S. P. was supported in part by IJS Scholachip Program from ITFA (Institute for Information Technology Advancement) and MIC (Ministry of Information and Communication), Republic of Korea.



Please also have a visit to our group's work on micro self assembly "Catalyst Enhanced Micro Scale Batch Assembly," poster no. 223