

# A 1.7-to-2.2GHz Full-Duplex Transceiver System with $>50$ dB Self-Interference Cancellation over 42MHz Bandwidth


Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell

University of Washington, Seattle

Feb. 8, 2017




# Very Crowded RF Spectrum



*RF spectrum has become saturated w/ standards.*


# Full-Duplex (FD) Communication

## Frequency Division Duplex (FDD)




Higher  
Spectral  $\eta$

## In-band Full-Duplex (FD)



**FD communication potentially improves spectral efficiency up to 2X.**

# Assumed SI Cancellation Distribution




**This analog front-end chip targets 50dB SI Cancellation over a 42MHz BW**

# Outline

- **Wideband SI Cancellation Challenges**
- **Proposed Dual-path Canceler**
- **A Prototype 40nm CMOS FD Radio**
- **Measurement Results**
- **Conclusion**

# Self-Interference Cancellation (SIC) in FD Radio




## Ideal SI Canceler


- Cancel @ RX input
- Wide cancellation BW
- Minimal noise, power, area
- High linearity
- Large In/Out impedance

# Leakage Path Channel Response


## Time Delay Versions of Leakage Signal




## Circulator Impulse Response



## Circulator Phase Response




## Leakage Path Channel Response




# Wideband SIC Prior-Art

## RF Frequency Domain Equalization



J. Zhou et al, ISSCC 2015

## High Speed Current DAC Synthesizes Inverse TX




S. Ramakrishnan et al, VLSI 2016

Challenging to design a single path broadband, high SI canceler




# Dual-Path Self-Interference Architecture




- Two cancellation paths, at RF and Baseband
- Enhance the SI cancellation depth and BW

# RF Canceler Top Level Diagram




*Discrete Form* Published in:  
D. Bharadia et al, SigComm 2013


# Canceler Noise - BW Tradeoffs




# Linearity of the RF Canceler



# RF Canceler Linearity vs $C_1$




## Canceler Linearity, RX NF versus $C_1$




$C_1$  provides attenuation to improve canceler IIP<sub>3</sub>

# RF Canceler Linearity vs $Z_{tx}$




- Low  $Z_{tx}$  reduces input voltage swing of the SI canceler
- Large  $Z_{in} / Z_{out}$  relax loading for PA/LNA matching network

# BB Cancellor Top Level Diagram



- **Canceller path includes down-conversion mixer**
- **Design methodology similar to RF canceller**


# Baseband Path Delay Compensation



Delay Match between RX & BB Cancellation Path for TX Carrier



# TX SI Phase Noise Cancellation




Cancellation of TX leakage reciprocal mixing with LO PN in RX

# Outline



- **Wideband SI Cancellation Challenges**
- **Proposed Dual-path Canceller**
- **A 40nm CMOS Prototype Chip**
- **Measurement Results**
- **Conclusion**

# A 40nm CMOS Implementation of Proposed FD System



18.1: A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth


# RF Analog FIR-Based Canceller




**RF Canceller  $P_{-1dB} = 27dBm$ ,  $IIP_3 = 36dBm$**

18.1: A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

# BB Analog FIR-Based Canceller



## Gm-C All-Pass Filter



BB Time Delay = 10ns

$$H(s) = \frac{1 - \frac{sC}{g_{m4}}}{1 + \frac{sC}{g_{m4}}}$$


**BB Canceller  $P_{-1dB} = 26.5dBm$ ,  $IIP_3 = 34.5dBm$**

S. K. Garakoui et al., JSSC 2015

18.1: A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth


# Power Amplifier Topology

PA First Stage




F. Bruccoleri et al., ISSCC 2002

PA Mid Stage




PA Main Stage



A. Afsahi et al., ISSCC 2010

- First Stage uses noise-cancelling topology to reduce output noise floor
- Main Stage uses  $G_m$  linearization technique to improve linearity

# TSMC 40nm Prototype Chip Die Photo



## Process Details


- TSMC 40nm
- 6 Metal Stack
- 1 UTM Layer
- Total Area: 1.75mm×2mm

# Outline

- **Wideband SI Cancellation Challenges**
- **Proposed Dual-path Canceller**
- **A 40nm CMOS Prototype Chip**
- • **Measurement Results**
- **Conclusion**



# Measurement Setup





18.1: A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

# Measured PA Power, EFF and EVM


PA Output Power & Efficiency @ 1.96GHz

40Mbps/s 20dBm  
16QAM Signal @ 1.96GHz




$P_{-1dB} = 25.1\text{dBm}$ ,  $P_{\text{sat}} = 26.5\text{dBm}$ , Max PAE = 32%

# Measured TX Suppression vs. Bandwidth




18.1: A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

# Measured Suppression w/ 40MHz 16 QAM Signal




**Cancellation = -28.43 - (-79.28) = 50.85dB**

# RX NF w/ and w/o Cancellation




# TX SI PN Cancellation

## Measurement Setup



## Measured Results




# System Power Breakdown

Misc. Blocks

Receiver

Canceler



Synthesizer

**Power consumption of the PA is not included.**

# Comparison Table

|   |                     | J. Zhou<br>ISSCC' 2015 | Van Dan Broek<br>ISSCC' 2015 | D. Yang<br>JSSC' 2015 | J. Zhou<br>ISSCC' 2016 | This Work                      |
|---|---------------------|------------------------|------------------------------|-----------------------|------------------------|--------------------------------|
| <b>Architecture</b>                                   |                     | FD<br>Equalization     | VM-<br>Downmixer             | Duplexing<br>LNA      | Circulator+ BB<br>SIC  | Dual-path +<br>Adaptive Filter |
| <b>Technology</b>                                     |                     | 65nm                   | 65nm                         | 65nm                  | 65nm                   | 40nm                           |
| <b>RX Frequency (GHz)</b>                             |                     | 0.8-1.4                | 0.15-3.5                     | 0.1-1.5               | 0.6-0.8                | 1.7-2.2                        |
| <b>TX<sub>out</sub>-to-RX<sub>in</sub> Iso. (dB)</b>  |                     | 30-50                  | N/A                          | N/A                   | N/A                    | 30-35                          |
| <b>Integrated PA</b>                                  |                     | No                     | Yes                          | Yes                   | No                     | Yes                            |
| <b>Integrated PLL</b>                                 |                     | No                     | No                           | No                    | No                     | Yes                            |
| <b>SI Max Suppress. (dB)</b>                          |                     | N/A                    | 27                           | 33                    | N/A                    | 55                             |
| <b>Cancel.<br/>BW</b>                                 | <b>Cancel. (dB)</b> | 20                     | 27                           | 33                    | 42                     | 50                             |
|   | <b>BW (MHz)</b>     | 15 / 25                | 16.25                        | 0.3                   | 12                     | 42                             |
| <b>Canceller Power (mW)</b>                           |                     | 44-91                  | N/A                          | N/A                   | 30                     | 3.5 (RF) +8 (BB)               |
| <b>SIC NF Degradation (dB)</b>                        |                     | 0.9-1.2                | 4-6                          | N/A                   | 5.9                    | 1.05 (RF)+0.5(BB)              |
| <b>RF Canceller Area (<math>\mu\text{m}^2</math>)</b> |                     | N/A                    | N/A                          | N/A                   | N/A                    | 203 $\times$ 124               |
| <b>BB Canceller Area (<math>\mu\text{m}^2</math>)</b> |                     | N/A                    | N/A                          | N/A                   | N/A                    | 925 $\times$ 350               |
| <b>Canceller IIP<sub>3</sub> (dBm)</b>                |                     | N/A                    | N/A                          | N/A                   | N/A                    | 36 (RF) / 34.5 (BB)            |
| <b>Canceller P<sub>-1dB</sub> (dBm)</b>               |                     | N/A                    | N/A                          | N/A                   | N/A                    | 27 (RF) / 26.5 (BB)            |
| <b>TX SI PN Suppress. (dB)</b>                        |                     | N/A                    | N/A                          | N/A                   | N/A                    | 10                             |
| <b>Active Area (mm<sup>2</sup>)</b>                   |                     | 4.8                    | 2                            | 1.5                   | 1.4                    | 3.5                            |



# Conclusion

- **Dual-path SI cancelling architecture is proposed for full-duplex radios.**
- **This SI canceller performance achieves:**
  - **Wideband SIC (50dB >42MHz BW)**
  - **Low power (11.5mW)**
  - **Modest noise figure degradation (1.55dB)**
  - **High Linearity (36dBm/34.5dBm IIP<sub>3</sub>)**
- **Feasibility of a highly integrated CMOS full-duplex transceiver operating at 1.7-2.2 GHz has been demonstrated.**

# Acknowledgements

- **National Science Foundation (1408575)**
- **CDADIC**
- **Google Incorporated**
- **Marvell for chip fabrication**
- **Advice of Visvesh Sathe and Li Lin**