A 50 MHz 70 mW 8-Tap Adaptive Equalizer/Viterbi Sequence Detector in 1.2 μm CMOS

Gregory T. Uehara, Caesar S. H. Wong, Jacques C. Rudell, and Paul R. Gray
Electronics Research Laboratory
Department of Electrical Engineering & Computer Sciences
University of California, Berkeley, CA 94720

Abstract - A new architecture for digital implementation of the adaptive equalizer in Class IV Partial Response Maximum Likelihood (PRML) channels employing parallelism and pipelining is described. The architecture was used in a prototype integrated circuit in a 1.2 μm CMOS technology to implement a 50 MHz adaptive equalizer and Viterbi sequence detector dissipating 70 mW from a 3.3 V supply.

1.0 Introduction

Sampled-data techniques such as Class IV Partial Response with Maximum Likelihood detection (PR-IV) are being applied to magnetic disk drive read channels in order to increase transfer rates and recording densities [1-2]. In order to provide robust implementation of the functions required in these channels, implementation of key blocks such as timing recovery, adaptive equalization, and sequence detection are often in the digital domain. The power consumed by these blocks can be appreciable due to the high speeds of operation required in these channels with data rates on the order of 50-100 Mbits/sec and beyond. Power consumption is critical due to the demand for battery operated portable systems and the proximity of the electronics to the media.

2.0 System Description

A block diagram of a PR-IV read channel is shown in Figure 1. The output of the magnetic disk is first amplified by the read amplifier before being passed on to the analog front-end which includes a variable gain amplifier (controlled in an automatic gain control loop not shown), lowpass filter, sampler, and analog-to-digital converter followed by the functions of adaptive equalization, sequence detection, and timing recovery in the digital domain. The adaptive equalizer operates on the 6-bit samples from the A/D converter, equalizing these samples for subsequent detection by the sequence detector and use by the timing recovery block. The prototype IC contains the adaptive equalizer and sequence detector blocks.

3.0 Equalizer Architecture

The multiplier is the building block required in the adaptive equalizer that is most costly in terms of both speed and power. Since the power consumed by a CMOS digital circuit is \( CV^2 f \), reducing the power supply and employing one or a combination of parallelism and pipelining can result in a significant power savings [4]. Applications using a power supply of 3.3 V are becoming widespread in order to reap this reduction in power. Implementation of PRML channels are typically using 6 bits into the adaptive equalizer dictated by the off-channel signal-to-noise ratio. Extensive simulations were performed to explore various permutations of parallelism and pipelining in the implementation of a conventional multiplier [5] for filter sampling rates above 50 MHz and a power supply of 3.3 V. It was found that for implementation of a 6-bit by 6-bit multiplier, the use of 4 multipliers operating in parallel and staggered in phase by the output period \( T \) as shown in Figure 2 resulted in the solution dissipating the lowest overall power. This advantage of low power comes at the cost of increased silicon area which, however, will scale with technology. For the required resolution of 6 bits, the overhead associated with pipeline latches in a pipelined implementation of the multiplier increases the power while decreasing the attainable speed (due to latch set-up times).

Figure 2 Four multipliers operating staggered in phase by the output period \( T \) to realize an increased multiplying rate.

4.0 Implementation

4.2.1
ers and accumulator enable the functions of multiplication and accumulation to be pipelined as shown for one filter stage in Figure 3d. During each filter stage clock cycle, the current 8 inputs to a filter stage are multiplied by their respective tap weights. The resulting products are summed by the accumulator during the next filter stage clock cycle.

In order to reduce this feedback latency in the coefficient update, the sign-LMS algorithm was employed where the coefficients are updated using the equation

$$C_{k+1} = C_k + \beta \text{sgn}(e_k) \times \text{sgn}(x_k)$$

where \text{sgn}(.) is the signum function which is +1 or -1 for a positive or negative argument, respectively. The coefficient update then reduces to

$$C_{k+1} = C_k \pm \beta$$

depending on the product of \text{sgn}(e_k) \times \text{sgn}(x_k)$. In the implementation, both $C_{k+p}$ and $C_{k-p}$ are computed in parallel while \text{sgn}(e_k) \times \text{sgn}(x_k)$ is computed using an exclusive-OR operation on the sign bits of both the error and the input to the respective tap. Depending on the outcome of the exclusive-OR operation, $C_{k+p}$ or $C_{k-p}$ is chosen. This is shown schematically in Figure 4b. This approach reduces the feedback latency from 16 periods down to 8 as listed in Figure 4c and performs robustly. There is the added advantage that the multiplications required in the full LMS algorithm reduce to a single exclusive-OR which results in a significant power and area savings.

Figure 3 Conceptual illustration of parallel filter structure and the use of pipelining within each filter stage to achieve high throughput.

3.2 Coefficient Update

The Least Mean Square (LMS) algorithm is often used to update the tap weights in the adaptive equalizer. In the LMS algorithm, each coefficient $C$ is updated using the equation

$$C_{k+1} = C_k + \beta e_k x_k$$

where $\beta$ is the step size, $e_k$ the error at the slicer at time $k$, and $x_k$ the input to the particular tap weight at time $k$. Implementation of this algorithm requires two multiplies on top of generation of the slicer error in order to obtain the correction term which is added to the current value of the coefficient as shown in Figure 4a. The time required for these multiplies adds to the latency in the coefficient update which in simulation resulted in stability problems in the adaptation, requiring very small values of $\beta$.

4.2.2
later by Filter Stage 2. This process is repeated until the coefficients are latched by Filter Stage 4. This approach greatly reduces the timing requirements of the coefficient availability from the update circuitry to each of the four blocks. Furthermore, it reduces the amount of parasitic capacitance which would otherwise have to be driven by one set of buffers if all four filter stages were to receive the coefficients directly from the update block.

4.0 Sequence Detector

The sequence (Viterbi) detector is realized by two half-rate Viterbi detectors [6] operating on the outputs of Filter Stages 1 and 3, and 2 and 4 as shown in Figure 7. The inputs into the Viterbi detector blocks are 6-bits wide. The output of both detectors contribute to a two-wide one-half rate bit stream which is output off-chip (commutator shown in the figure).

5.0 Chip Plan and Layout

Due to the regularity of the flow of both input data and filter taps through the chip shown in Figures 5 and 6, a close mapping of the block diagram to the layout is possible. A detailed schematic of a filter stage is shown in Figure 8 indicating the flow of the input and coefficient into each multiplier cell. The two words enter their respective latches where they are held for the duration of the multiply as well as passed through the cell to the next filter stage. A high level view illustrating the flow of the input data and coefficients through the filter is shown in Figure 9.

A die photo of the chip is shown in Figure 10. The layout closely resembles the block diagram shown in Figure 9.
6.0 Experimental Results

A prototype IC including the adaptive equalizer and sequence detector was fabricated in 1.2 μm MOSIS CMOS.

The power consumption for a power supply (Vdd) equal to 3.3 V and 5.0V is plotted as a function of output rate in Figure 11. The prototype circuit was originally designed to operate at 100 MHz with a power supply of 3.3 V. Due to an error in the extraction procedure during the design process, the capacitance in the critical path through the accumulator and coefficient update circuitry was greatly underestimated resulting in 100 MHz operation only with a power supply near 5 V. Extrapolating the power consumption at low frequencies suggests that at 3.3 V, it is feasible that 100 MHz operation could be achieved in a re-design with a power consumption below 200 mW. A summary of the key performance characteristics is given in Table 1.

Acknowledgments

The authors would like to thank A. Chandrakasan, S. Sheng, members of the IC Group, and Professors R. Brodersen and J. Rabaey and their research groups at UC Berkeley for their guidance, support, and encouragement.

This work was supported by NSF MIP 9109525, California Micro Program, and National Semiconductor.

References


